

# 2-Series, 3-Series, and 4-Series Li-Ion Battery Pack Manager

Check for Samples: bq3050

# **FEATURES**

- Fully Integrated 2-Series, 3-Series, and 4-Series Li-Ion or Li-Polymer Cell Battery Pack Manager and Protection
- Advanced Compensated End-of-Discharge Voltage (CEDV) Gauging
- High Side N-CH Protection FET Drive
- Integrated Pre-Charge FET
- Integrated Cell Balancing
- Low Power Modes
  - Low Power: < 180 μA
  - Sleep < 76 μA
- Full Array of Programmable Protection Features
  - Voltage
  - Current
  - Temperature
- Sophisticated Charge Algorithms
  - JEITA
  - Enhanced Charging
  - Adaptive Charging
- Supports Two-Wire SMBus v1.1 Interface
- SHA-1 Authentication
- Compact Package: 38-Lead TSSOP

# **APPLICATIONS**

- Notebook/Netbook PCs
- Medical and Test Equipment
- Portable Instrumentation

# DESCRIPTION

The bq3050 device is a fully integrated, single-chip, pack-based solution that provides a rich array of features for gas gauging, protection, and authentication for 2-series, 3-series, and 4-series cell Li-lon and Li-Polymer battery packs.

Using its integrated high-performance analog peripherals, the bq3050 device measures and maintains an accurate record of available capacity, voltage, current, temperature, and other critical parameters in Li-Ion or Li-Polymer batteries, and reports this information to the system host controller over an SMBus v1.1 compatible interface.

The bq3050 provides software-based 1st-level and 2nd-level safety protection for overvoltage, undervoltage, overtemperature, and overcharge conditions, as well as hardware-based protection for overcurrent in discharge and short circuit in charge and discharge conditions.

SHA-1 authentication with secure memory for authentication keys enables identification of genuine battery packs beyond any doubt.

The compact 38-lead TSSOP package minimizes solution cost and size for smart batteries while providing maximum functionality and safety for battery gauging applications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### SLUSA92A – JANUARY 2011 – REVISED JUNE 2011

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION

T <sub>A</sub>	DADT	ADT		PACKAGE	ORDERING INFORMATION <sup>(1)</sup>	
	NUMBER	PACKAGE	DESIGNATOR	MARKING	TUBE <sup>(2)</sup>	TAPE AND REEL <sup>(3)</sup>
–40°C to 85°C	bq3050	TSSOP-38	DBT	bq3050	bq3050DBT	bq3050DBTR

For the most current package and ordering information, see the Package Option Addendum at the end of the document, or see the TI website at www.ti.com.

(2) A single tube quantity is 50 units.

(3) A single reel quantity is 2000 units.

### THERMAL INFORMATION

		bq3050	
	THERMAL METRIC <sup>(1)</sup>	TSSOP	UNITS
		38 PINS	
θ <sub>JA, High K</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	64.2	
θ <sub>JC(top)</sub>	Junction-to-case(top) thermal resistance (3)	16.5	
$\theta_{JB}$	Junction-to-board thermal resistance (4)	31.2	
$\Psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	0.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	26.9	
θ <sub>JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance (7)	n/a	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
  (2) The junction of the provide standard in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.





SLUSA92A – JANUARY 2011 – REVISED JUNE 2011



www.ti.com

### **Pin-Out Diagram**





### **PIN FUNCTIONS**

PIN NAME	PIN NUMBER	TYPE <sup>(1)</sup>	DESCRIPTION		
	bq3050-DBT				
CHG	1	0	Charge N-FET gate drive		
PCR	2	0	Internal Pre-Charge FET output		
BAT	3	Р	Alternate power source		
VC1	4	I	Sense input for positive voltage of top most cell in stack and cell balancing input for top most cell in stack		
VC2	5	I	Sense input for positive voltage of third lowest cell in stack and cell balancing input for third lowest cell in stack		
VC3	6	I	Sense input for positive voltage of second lowest cell in stack and cell balancing input for second lowest cell in stack		
VC4	7	I	Sense input for positive voltage of lowest cell in stack and cell balancing input for lowest cell in stack		
VSS	8	Р	Device ground		
VSS	9	Р	Device ground		
TS1	10	AI	Temperature sensor 1 thermistor input		
SRP	11	AI	Differential Coulomb Counter input		
NC	12				






otherwiseeE5441.21 r0e 0 noted)eE54/F 06a3057 /20 3.6 re 0(1)eE54 7/10 0T 8a3050solderina.eE5439.747 te 0 10eE5411.3a te 0 s).eE5411.29a te 0 TeE54/F 06a3054.85 -1.6 re 0SOLDEReE54 7/10 0 08a30501)eE54e7.88a te 0 Stre









SLUSA92A - JANUARY 2011 - REVISED JUNE 2011

www.ti.com

**I**PCHGMAX

# **ELECTRICAL CHARACTERISTICS: CHG, DSG FET Drive (continued)**

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40$ °C to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tr	Dist fine	$\begin{array}{l} C_L = 4700 \text{ pF} \\ R_G = 5.1 \text{ k}\Omega \\ \text{VCC} < 8.4 \\ \text{V}_{\text{DSG}} : \text{V}_{\text{BAT}} \text{ to } \text{V}_{\text{BAT}} + 4 \text{ V} \\ \text{V}_{\text{CHG}} : \text{V}_{\text{PACK}} \text{ to } \text{V}_{\text{PACK}} + 4 \text{ V} \end{array}$		800	1400	μs
	Kise time	$\begin{array}{l} C_L = 4700 \ \text{pF} \\ R_G = 5.1 \ \text{k}\Omega \\ \text{VCC} > 8.4 \\ \text{V}_{\text{DSG}} : \ \text{V}_{\text{BAT}} \ \text{to} \ \text{V}_{\text{BAT}} + 4 \ \text{V} \\ \text{V}_{\text{CHG}} : \ \text{V}_{\text{PACK}} \ \text{to} \ \text{V}_{\text{PACK}} + 4 \ \text{V} \end{array}$		200	500	μs
t <sub>f</sub>	Fall time	$\begin{array}{l} C_L = 4700 \text{ pF} \\ R_G = 5.1 \text{ k}\Omega \\ V_{DSG} : V_{BAT} + V_{O(FETONDSG)} \text{ to } V_{BAT} \\ + 1 \text{ V} \\ V_{CHG} : V_{PACK} + V_{O(FETONCHG)} \text{ to} \\ V_{PACK} + 1 \text{ V} \end{array}$		80	200	μs

# ELECTRICAL CHARACTERISTICS: I

PARAMETER

Typical values stated where Typica5°Cnated to 25 V (unless otherwise floted)

Maximum Pre-charge current

ЭΗΑ	RGE	LIM	ITIN	IG



			1

SLUSA92A – JANUARY 2011 – REVISED JUNE 2011

# ELECTRICAL CHARACTERISTICS: LED5, LED4, LED3, LED2, LED1

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40°C$  to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CIN	Input capacitance			5		pF
I <sub>LKG</sub>	Input leakage current				1	μA
lo∟		VOL = 0.4 V, 3 mA setting	2.5	3.5	4.5	mA
	Low-level output current	VOL = 0.4 V, 4 mA setting	3.0	4.5	6.0	mA
		VOL = 0.4 V, 5 mA setting	3.5	5.5	7.5	mA
I <sub>LEDx</sub>	Current matching between LEDx			0.1		mA

### **ELECTRICAL CHARACTERISTICS: COULOMB COUNTER**

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40$ °C to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN	Input voltage range	SRP – SRN	-0.20		0.25	V
	Conversion time	Single conversion		250		ms
	Resolution (no missing codes)		16			Bits
	Effective resolution	Single conversion, signed	15			Bits
	Offset error	Post calibrated		10		μV
	Offset error drift			0.3	0.5	μV/°C
	Full-scale error		-0.8%	0.2%	0.8%	
	Full-scale error drift				150	PPM/°C
	Effective input resistance		2.5			mΩ

# ELECTRICAL CHARACTERISTICS: VC1, VC2, VC3, VC4

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40°C$  to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		VC4 – VC3, VC3				

www.ti.com





SLUSA92A - JANUARY 2011 - REVISED JUNE 2011

www.ti.com

# **ELECTRICAL CHARACTERISTICS: TS1, TS2 (continued)**

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40°C$  to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
	Input voltage range	TS1 – VSS, TS2 – VSS	-0.20		0.8 × V <sub>REG25</sub>	V
VIN	Conversion Time			16		ms
	Resolution (no missing codes)		16			Bits
	Effective resolution		11	12		Bits

### **ELECTRICAL CHARACTERISTICS: Internal Temperature Sensor**

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40°C$  to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Temperature sensor voltage		-1.9	-2.0	-2.1	mV/°C
V	Conversion Time			16		ms
V(TEMP)	Resolution (no missing codes)		16			Bits
	Effective resolution		11	12		Bits

## **ELECTRICAL CHARACTERISTICS: Internal Thermal Shutdown**

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where  $T_A$ = -40°C to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>MAX1</sub>	Maximum PCHG temperature		110		150	°C
T <sub>MAX2</sub>	Maximum REG33 temperature		125		175	
T <sub>RECOVER</sub>	Recovery hysteresis temperature			10		°C
t <sub>PROTECT</sub>	Protection time			5		μs

# **ELECTRICAL CHARACTERISTICS: High Frequency Oscillator**

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where  $T_A$  = -40°C to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>(OSC)</sub>	Operating frequency of CPU Clock			4.194		MHz
f <sub>(EIO)</sub>	<b>F</b> (1)(2)	$T_A = -20^{\circ}C$ to $70^{\circ}C$	-2%	±0.25%	2%	
	Frequency error (1)	$T_A = -40^{\circ}C$ to $85^{\circ}C$	-3%	±0.25%	3%	
t <sub>(SXO)</sub>	Start-up time <sup>(3)</sup>	$T_A = -25^{\circ}C$ to $85^{\circ}C$		3	6	ms

(1) The frequency error is measured from 4.194 MHz.

(2) The frequency drift is included and measured from the trimmed frequency at  $V_{REG25} = 2.5V$ ,  $T_A = 25^{\circ}C$ .

(3) The startup time is defined as the time it takes for the oscillator output frequency to be ±3% when the device is already powered.

### **ELECTRICAL CHARACTERISTICS: Low Frequency Oscillator**

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40$ °C to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>(LOSC)</sub>	Operating frequency			32.768		kHz
f <sub>(LEIO)</sub>	$\Gamma_{rogularov}$	$T_A = -20^{\circ}C$ to $70^{\circ}C$	-1.5%	±0.25%	1.5%	
	Frequency error (1)	$T_A = -40^{\circ}C$ to $85^{\circ}C$	-2.5%	±0.25%	2.5%	
t <sub>(LSXO)</sub>	Start-up time <sup>(3)</sup>	$T_A = -25^{\circ}C$ to $85^{\circ}C$			100	μs

(1) The frequency drift is included and measured from the trimmed frequency at VCC = 2.5V,  $T_A = 25^{\circ}C$ .

(2) The frequency error is measured from 32.768 kHz.

(3) The startup time is defined as the time it takes for the oscillator output frequency to be  $\pm 3\%$ .



	I	I	I

	Image: second	Image: sector	Image: second

		1



#### SLUSA92A – JANUARY 2011 – REVISED JUNE 2011

# ELECTRICAL CHARACTERISTICS: SCD1 Current Protection (continued)

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where  $T_A$  = -40°C to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>ACC</sub>	Over Current and Short Circuit delay time accuracy	Accuracy of typical delay time	-20		20	%

### ELECTRICAL CHARACTERISTICS: SCD2 Current Protection

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40$ °C to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	SCD2 detection threshold	RSNS = 0	100		450	mV
V(SDC2)	voltage range, typical	RSNS = 1	50		225	mV
A)/	SCD2 detection threshold	RSNS = 0		50		mV
$  \Delta V_{(SCD2T)}  vc  vc  vc  vc  vc  vc  vc  v$	voltage program step	RSNS = 1		25		mV
V <sub>(OFFSET)</sub>	SCD2 offset		-10		10	mV
V <sub>(Scale_Err)</sub>	SCD2 scale error		-10		10	%
V(Scale_Err)	Short Circuit in Discharge Dolou	AFE.STATE_CNTL[SCDDx2] = 0	0		458	μs
<sup>I</sup> (SCD1D)	Short Circuit in Discharge Delay	AFE.STATE_CNTL[SCDDx2] = 1	0		915	μs
+	SCD2D Stop options	AFE.STATE_CNTL[SCDDx2] = 0		30.5		μs
<sup>I</sup> (SCD2D_STEP)	SCD2D Step options	AFE.STATE_CNTL[SCDDx2] = 1		61		μs
t(DETECT)	Current fault detect time	VSRP – SRN = VTHRESH + 12.5 mV			160	μs
t <sub>ACC</sub>	Over Current and Short Circuit delay time accuracy	Accuracy of typical delay time	-20		20	%

### **ELECTRICAL CHARACTERISTICS: SCC Current Protection**

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40$ °C to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
M	SCC detection threshold voltage	RSNS = 0	-±1t9βica€	esve 13981	zd@ <b>9:300</b> 07542	188121121101011[1]	ŒOTR\$857 2.57
V(SCCT)	range, typical	RSNS = 1	-50		-225	mV	
$\Delta V_{(SCCDT)}$	SCC detection threshold voltage	RSNS = 0		-50		mV	
	program step	RSNS = 1		-25		mV	
V <sub>(OFFSET)</sub>	SCC offset		-10		10	mV	
V <sub>(Scale_Err)</sub>	SCC scale error		-10		10	%	
t <sub>(SCCD)</sub>	Short Circuit in Charge Delay		0		915	ms	
t(SCCD_STEP)	SCCD Step options			61		ms	
t <sub>(DETECT)</sub>	Current fault detect time	VSRP – SRN = VTHRESH + 12.5 mV			160	μs	
t <sub>ACC</sub>	Over Current and Short Circuit delay time accuracy	Accuracy of typical delay time	-20		20	%	

### **ELECTRICAL CHARACTERISTICS: SBS**

anc6t%phical





# bq3050

# FEATURE SET

## Primary (1st Level) Safety Features

The bq3050 supports a wide range of battery and system protection features that can easily be configured.







### External Cell Balancing

When external cell balancing is configured, the cell balance current is defined by  $R_B$ . Only one cell at a time can be balanced.



bq3050

SLUSA92A - JANUARY 2011 - REVISED JUNE 2011

### TEXAS INSTRUMENTS

www.ti.com

# **BATTERY PARAMETER MEASUREMENTS**

**Charge and Discharge** 



SLUSA92A – JANUARY 2011 – REVISED JUNE 2011

# **APPLICATION SCHEMATIC**



SLUSA92A – JANUARY 2011 – REVISED JUNE 2011

SLUSA92A - JANUARY 2011 - REVISED JUNE 2011

# **REVISION HISTORY**

Cł	hanges from Original (January 2011) to Revision A	Page
•	Changed Block Diagram	3
•	Changed TS2 pin number	4
•	Changed TEST pin resistor value	
•	Changed schematic	20



www.ti.com



10-Feb-2012

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
BQ3050DBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ3050DBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND:



# PACKAGE MATERIALS INFORMATION

14-Jul-2012

### TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ3050DBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ3050DBTR	TSSOP	DBT	38	2000	367.0	367.0	38.0





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are o1.74s0 Tdsfa57