

2 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUSAV6&partnum=bq77910A) Feedback Copyright © 2012, Texas Instruments Incorporated

PIN DETAILS

PIN FUNCTIONS (38-Pin Package)

PIN DIAGRAM – **bq77910A** – **38-Pin SSOP DBT PACKAGE**

FUNCTIONAL BLOCK DIAGRAM

ORDERING INFORMATION

tboarTj

BT

singlemejric19.74 re seen CHGST 2 0 Td

/F6406j

/F2*8 (Catt*in)

(85.75 0 Td

ET **B T TOO**

ET 1476 /-o ET BT

(eid)Trg

30.86 0 TO 30.86 0 TO

(85.75 0 To 10 To 10

f 00 0 0 0 0 0 0 0 0 0

(o ET BT

ET BT Td

72 3313.9test To 31 and 3

(seen)52 0 Td

(singlej

/F2 8 Tfenvironm 0 Td

(0 Td

(pack)Tj

/F2 8 Tf-ernal)Tj

je a matematičn

13.07 0)Tj

ET BT

(seen)Tj

(76 Tf

data 1 ruska 1979 pp. 1979 pp. 1979 pp. 1979 pp. 1979

foun Td

29.96

30.86 JEDEC-.07 darT,j

little to over the based into the land leader of land to play the construction and to to occur a land to the t

(charger)Tj

(d6 Tf

 $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$

/F2 8 T20.3 2 〮㌀0.3

85888811

ET BT Td

100 7 T6 Tf

100 Tz

37.5obtain23 0 Td

2(DPCKN)Tj

/F6406

4.88 -describvoid)Tj7d00 Td

(singlej

100 Tz

0 0 0 rg

ET BT / 100 T T

(hn56T

BT

54 0 8 6 1 1

13.07 0 0 **1**

554pack T 6

/ 0 -KT **BT** n 3 ET **Fec**

/F2 834.7

 44.002

 $t\bar{t}$ and \bar{t}

(to take a product of Decimal Second)

/F2 8 2 Td

0 0 0 rg

18 MG 160 14

0 r-

9.07 0

en betallen bestehen to bestehen bestehen to den bestehen bestehen bestehen to a self to be to the top for the company of the compan

54ANSI

e0₁410

160 4 0 Td

ET 410

(±)Tj

14 0 Fd 7 14 16

1472437 13 42 Fd 110

.07 0 Td

89 Fd 108 ST

10 7100 TZMC761-2517

CHING TZ COLECH

/p..19 0 T0 0 0 rg

7 11100 Tz.

3.3)Title

18300030

(Recommunist da

(of)Tj

1 **daffakolorida**

ernal and the complete release the complete the control of the complete of the complete and the complete complete and the complete and th

(and)Tj

 $\sqrt{3983}$

(Febio) darEckWartsHy Poet 1 dar

sfield different in the

15.720

720 70 To 10 To 10

124130196

30.4 0 1 0 Tal

 $19.$

13.96by to 13.000 to 14.96by to 14.000 tolerant to the IC.and 2 0 tolerand 2 0 to 2 0 to

ARINT DONNA AN ABABAN YA SENDA SA SENDA TA NE NASKI SIYA NA SA BADAN SI

17.519

en berokken in den begreichen der anten der an der an der an der an der an der begreichen der Angelen begreichen der Angelen begreichen der an der angen begreichen angelen begreichen angen angelen begreichen der angen begr

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

(1)I) S**iresses ക്ക്യാ**indutforseTist8d5258de6.A*bsolute Maximum Ratings.*may cause permanent damage to the device and expose the system to potential safety risks, resulting from the damage to the IC. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability or cause damage to the device.

(2) All signal/logic pins which may be connected to the pack external terminals are internally clamped to a maximum voltage of 5 V. If the external source driving these signals exceeds the clamp threshold, series resistance from the pin to the pack terminal is required to avoid overstress on the clamping circuit.

(3) CHGST and TS pins are tolerant of applied overvoltage as noted to allow for charger single-fault tolerance. Normal operating range is typically 3.3 V or less at this pin; thus, high voltage seen hn56T / 0 Td (a Taingneernal Massar Td (typically)Tj0 0 rg 72 3313.96 058.4 65))Tj 17.8ge

STRUMENTS

EXAS

THERMAL INFORMATION (continued)

(7) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(8) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

(1) The voltage rate of change at the BAT pin should be limited to a maximum of 1 V per µs in order to prevent unwanted device shutdown.

(2) Minimum voltage assumes 4-cell connection at 1.4 V/cell.

(3) Maximum voltage assumes 10-cell connection at 4.375 V/cell.

(4) C_{CCAP} and C_{DCAP} act as charge reservoirs for the CHG and DSG pins when driving large protection FETs. Minimum value is required for stability, independent of the CHG and DSG loading.

NOTE

Refer to the [Open-Cell](#page-23-0) Detection overview in the Application Information section for a description of RVCX and CVCX sizing.

www.ti.com SLUSAV6 –FEBRUARY 2012

ELECTRICAL CHARACTERISTICS

Vcell(n) = 1.4 to 4.375 for all cells, $T_A = -25^\circ \text{C}$ to 85°C, BAT = 5.6 to 43.75 V; Typical values stated where $T_A = 25^\circ \text{C}$ and BAT = 36 V (unless otherwise noted)

(1) For predictable shutdown current, the voltage at CPCKN with respect to VSS must be controlled. In the parallel FET case, CPCKN is clamped through the body diode of the charge FET. In the series FET case, external circuitry is required to keep CPCKN from floating. Contact TI for recommended application circuits.

(2) At this voltage, the LDO has sufficient voltage to maintain regulation. The POR then enables the charger-detect logic. Logic is held in reset until inserted into charger and LDO has reached V_{POR} . The part still operates below 7 V to the spec limit of 5.6 V.

(3) V_{POR} and V_{REG} are derived from the same internal reference, so that the MAX value of VPOR and the MIN value of VREG do not occur at the same time.

(4) FET drive is disabled if voltage at CCAP or DCAP pins < V_{GATE_UVV} . Turnoff due to gate-drive undervoltage condition meets the same timing requirements as logic-initiated gate turnoff.

(5) ELECTRICAL CHARACTERISTICS assume that $I_{\text{OUT}} = 0$ so that the internal junction temperature (TJ) is effectively equal to the ambient temperature (T_A). For larger non-zero values of I_{OUT} , T_J can be significantly higher than T_A. In these cases, T_J should be substituted for T_A in the test and operating conditions. T_J can be calculated from the device power dissipation as described under THERMAL CHARACTERISTICS. The device power dissipation due to I_{OUT} is (VBAT – VREG) $\times I_{OUT}$.

(6) Regulator shuts down prior to current-limit maximum specification if junction temperature exceeds safe range.

ELECTRICAL CHARACTERISTICS (continued)

Vcell(n) = 1.4 to 4.375 for all cells, T_A = –25°C to 85°C, BAT = 5.6 to 43.75 V; Typical values stated where T_A = 25°C and BAT = 36 V (unless otherwise noted)

www.ti.com SLUSAV6 –FEBRUARY 2012

ELECTRICAL CHARACTERISTICS (continued)

Vcell(n) = 1.4 to 4.375 for all cells, $T_A = -25^{\circ}$ C to 85°C, BAT = 5.6 to 43.75 V; Typical values stated where $T_A = 25^{\circ}$ C and BAT = 36 V (unless otherwise noted)

(11) Alternate charger detection options are available using the CPCKN pin. Contact TI for additional configuration versions.

SERIAL COMMUNICATION INTERFACE (for Configuration Only)

BAT = 5.6 V to 43.75 V, $T_A = -25^{\circ}$ C to 85 $^{\circ}$ C

ISTRUMENTS

EXAS

GENERAL OPERATIONAL OVERVIEW

POWER MODES

WARNING

The Texas Instruments bq77908/bq77908A-series and bq77910/bq77910A-series integrated circuits help system designers greatly enhance the safety of their Li-Ion and Li-Polymer battery packs when these ICs are integrated effectively and in accordance with the instructions detailed in this document by technically qualified personnel familiar with battery pack application safety. Failure to follow the instructions in this document could result in risk of property damage, personal injury, or death due to the hazards associated with a battery pack overheating, fire, rupture, or explosion.

The bq77910A has the following power modes: active and shutdown (LDO disabled). The following table outlines the operational functions in the different power modes.

NORMAL OPERATION MODE

When no cell voltage, pack current, temperature, open cell, or thermistor faults are present, the CHG and DSG FETs are turned ON, allowing normal operation of the system.

The architecture of the bq77910A allows the customer to implement different arrangements of power FET components within the battery pack. Some examples of different power FET arrangements are shown in the Application Information section.

PROGRAMMABLE PROTECTION FUNCTIONS

The bq77910A provides the following types of protection functions:

- Cell overvoltage
- Cell undervoltage
- Discharge overcurrent
- Discharge-current short circuit
- Charge-current short circuit

All of the voltage/current and time-delay thresholds can be adjusted for a specific application by programming the EEPROM settings of the IC. The ranges available are shown in [Table](#page-10-0) 1.

CAUTION

Only a maximum of three EEPROM write cycles per byte should performed to ensure long-term data retention stability. (For circuit development purposes, the EEPROM may be rewritten many times.)

[bq77910A](http://www.ti.com/product/bq77910a?qgpn=bq77910a)

www.ti.com SLUSAV6 –FEBRUARY 2012

Table 1. Detection Voltage, Detection Delay Time Summary

Tj ET B3382.6 61Td (V)Tji35.4 106..2 Td (4452 e)Tj ET BT /. 0 2.28Tj 48.56 7Tz 0 Tf 33.1 0 Td (±)Tj /F2 7 .56 0 Tde D.40470 0 rg that Td 52.23e Ta58 Tf 10the rg 17TTf 100 TcT BT /F28.98 Tf 10v 0 0 0s rg .1 1 8 Tf 10increase rg .1 m98 Tf 10back rg 5 T02e FEBRU6f61 -8 Tf 1Un7 0 Td (Td (T.31 08 Tf 1threshold rg 380.5 672. Td (Table)Tj 29.12 0 57.107Selectelevel rg 23Time)Tj 26plus rg 2103 8 Tf 10the rg 16d (Delay)hysteresis rg (T0 100 Tz valu056 06710 Td (T26T89e)Tj 26AND7 0 Td (Td (T2T.6Tz 0 0 the rg 16d (Delay)loadBT /2Td (Delay)is rg .6 2tion)Tj remo0 d. Td 380.5 672. Td (Table)Tj 29.12 0 57.90 electeEurrent rg 36T64100 Tz is rg .6 0 Tz 0 0 interruptT0 rg 51T 0 0 rg 5yT /F23T8DetectioopeningBT /38.88e)Tj ETthe rg 17T2e)Tj ET ETs,BT /29097Tz 0 0 and rg 1Su98 on)Tj at Td a1um 8 Tf 10this rg .8.8DetectiopointBT /24098 on 2d198 Tf 10quicklyBT /33.8Detectioreco0 T rg 36Tm 8 Tf 10abo0 rg 70.5 8 Tf 10the rg 17T2e

www.ti.com SLUSAV6 –FEBRUARY 2012

Short Circuit in Charge Recovery

An SCC fault is cleared after charger removal is detected. (See later sections for details of charger insertion and removal detection methods).

FIXED HARDWARE FAULT-PROTECTION FUNCTIONS

The bq77910A provides a number of fixed protection settings for hardware faults as listed:

- Open-cell connection
- Pack voltage *Brownout* condition power FET protection
- Charger-enable temperature range
- Open thermistor connection
- Shorted thermistor connection
- Overtemperature protection

Open-Cell Connection

A mechanical or assembly fault in the pack can cause a high-impedance or broken connection between the IC cell sense pins and the actual cells. During operation, the bq77910A periodically checks the validity of the individual cell voltage reading by applying a micropower pulsed load across each cell. If the connection between the pin and the cell is opened, the apparent cell voltage will collapse and a fault (permanent failure) condition is detected. The open-cell detection reading is taken at a time interval of t_{OPEN_CELL_CHECK}, as specified in the parametric tables. Recommended external filter-capacitor maximum value is also listed in the Recommended Operating Conditions. Because an open-cell fault may be considered as a permanent failure, the fault detection logic must detect two consecutive open-cell conditions prior to activating the protection condition for an open-cell fault. Due to the nature of open-cell fault conditions, other apparent faults may be observed during an open-cell condition.

Summary of open-cell detection-logic operation:

- For an N-cell battery pack, the bq77910A always protects (by opening the FETs) in some manner within the 2 × N × t_{OPEN_CELL_CHECK} time frame (sampling interval is t_{OPEN_CELL_CHECK}, and two successive open-cell faults are required to avoid nuisance tripping).
- Because an open-cell connection results in a floating VCx input, a UV or an OV fault may be detected before the open-cell fault due to their shorter fault filter times. Furthermore, the OV or UV condition may not be stable and the fault may recover during the open-cell check interval (i.e., the FETs may toggle). In all cases the open-cell fault is detected within the open-cell fault filter time and the FETs are shut off until the recovery conditions are satisfied. .
- The LDO shuts down following the detection of an open-cell fault, provided that a charger is not detected. When the pack is awakened following this, the open-cell fault is initially cleared (FETs closed) and must be re-evaluated over the filter time before the fault is again registered. Charger detection inhibits LDO shutdown; however, once the charger is disconnected, the LDO then shuts down, provided that the recovery conditions have not yet been satisfied.

Additional Fault Protection Functions

The brownout protection functionality is discussed in the IC [Internal](#page-12-0) Power Control section of this document. Thermistor fault detection, charger/thermistor interface and control are discussed in the Application Information section.

IC INTERNAL POWER CONTROL

Power-On Reset/UVLO

On initial application of power to the BAT pin, the IC internal power supply rail begins to ramp up. The IC contains an internal undervoltage lockout (UVLO)/power-on reset (POR) circuit that prevents operation until the BAT voltage is sufficient to ensure predictable start-up and operation. All power for the IC internal circuitry is derived from the BAT pin. The UVLO/POR start-up threshold is specified in the parametric table as $V_{STARTUP}$. Once the BAT voltage has exceeded this level, the internal LDO regulator and control circuitry are enabled and continue to operate even if BAT falls below VSTARTUP. If the BAT pin falls below the operational range given under Recommended Operating Conditions, the device powers down.

On initial power up, the state of the output MOSFET drive pins (CHG and DSG) is indeterminate until the voltage on BAT reaches the $V_{STARTUP}$ threshold. No load should be applied during this period.

BAT Holdup/Brownout Protection Functionality

The BAT pin is used to power the IC internal circuitry, and should be supplied through a diode and held up with a capacitor⁽¹⁾ placed near the IC as shown in the application diagrams (see [Figure](#page-14-0) 2 CELL BALANCING FUNCTION). The external diode prevents discharge of the IC power rail during external transients on the PACK(+) node.

This allows the bq77910A to maintain proper control of the pack and system during brownout conditions.

Brownout is defined as a situation during which the stack voltage collapses to a voltage below the minimum operating voltage of the IC (\sim 5.6 V) for a short duration (\sim 1 s). A typical application case is shown below. Additional examples are provided in the Application Information section later in this document.

If there are short-duration sags in the PACK(+) voltage (typically due to high load transients), the operating current for the IC is momentarily provided by the external capacitor. Assuming that there is no external load on the VREG (LDO output) pin, the IC draws approximately 50-µA average current from the capacitor. The holdup time before the IC goes into shutdown mode depends on the initial pack voltage. For a normal low battery initial condition using a 4-cell stack, the cells may be in the range of 3 V/cell or 12 V total for the pack voltage. If a load transient occurs at this point, and the pack voltage sags down to below the IC POR threshold, the voltage at the BAT pin is held above 5 V for slightly greater than one second using a 10-µF capacitor.

Waveforms typical of a load transient during low pack voltage conditions are shown as follows. In the first load transient, the PACK(+) rail momentarily collapses but the load is disconnected before the holdup time limit is exceeded. In the second load transient, the load is left on for a duration exceeding the holdup capability, so when the IC operating voltage reaches the gate-drive undervoltage limit, the external power FETs are disabled to disconnect the load.

Figure 1. Load Transient Examples

(1) The capacitor should be sized according to the application requirements. A typical value would be 10 µF.

BAT Voltage Peak Detection/Transient Suppression

The use of an external diode and holdup capacitor allows the IC to provide controlled operation during brownout conditions. However, when the battery pack is at a high level, a different issue must be considered.

During normal operation of power equipment, load transients may induce high-voltage pulses on the PACK(+) rail that exceed the steady-state dc voltage output of the battery pack. In some cases, these transient voltages can exceed the battery rail by several volts. The voltage at the BAT pin may be held up to these higher voltages for a longer duration because the diode prevents the capacitor from discharging back into the cell stack after the transient pulses decay. When the dc level of the battery pack voltage is near 43.75 Vdc, high-current load disconnection may cause transients that would exceed the absolute maximum ratings of the device.

The BAT pin incorporates an internal Zener clamp that dissipates any transient voltage at the BAT pin that exceeds 50 V. This internal clamp has very limited energy absorption ability. Therefore, additional external circuitry is required for transient suppression, depending on the application environment. A Zener or equivalent rated at \leq 5 Ω and \geq 3 W is recommended.

BAT Voltage Rate of Change

In addition to providing the holdup function, the filter components at the BAT pin serve to limit the maximum voltage rate of change. The voltage rate of change at the BAT pin should be limited to a maximum of 1 V per µs in order to prevent unwanted device shutdown.

Figure 2. Example 5-Cell, Series FET Configuration Schematic Using bq77910A

Waveforms illustrative of load transients during high pack voltage conditions are shown here.

Figure 3. High-Voltage Load-Transient Waveforms

FET Gate Drive Control

As noted in the previous section, the BAT voltage at the IC pin is held up slightly longer than the external PACK(+) voltage using the external diode/capacitor to feed the BAT rail. Thus, if the BAT pin voltage at the IC sags, the external voltage sag will have exceeded the holdup time, and the IC is no longer able to operate for an extended period of time. At this point, the DSG and CHG gate drive outputs are actively driven low. The FET driver stages use two additional external capacitors (connected at the CCAP and DCAP pins) to maintain a local power reservoir dedicated to the gate drive circuitry, as the system (BAT) voltage may be collapsing during the time that the FETs are being turned off. The FETs are turned off when the voltage at the CCAP and/or DCAP pins falls below V_{GATE_UV}.

By turning off the FETs quickly, the system avoids the condition of insufficient gate drive due to low battery voltage.

NOTE

If the FET gate drive is not high enough, the power components may not be in their linear operating region, and could overheat due to resistive losses at high load currents.

In the case of a system undervoltage condition, both FETs are disabled within 500 µs maximum; in all cases the FET fall time is less than fall time specified in the Electrical Characteristics section (FET Drive). During initial power up, once the UVLO threshold has been reached and the IC powers up fully, the rise time of the FET gate drive signal is also < 200 µs. This assumes a nominal gate capacitance of 50 nF as specified in the Electrical Characteristics tables.

NOTE

Selection of power FETs should consider the resistive losses that may occur during the undefined voltage range during power up from a complete collapse of battery voltage and holdup capacitance.

INITIAL POWER UP

Cell Connection

The IC design allows connection of the cells in any order. For EEPROM programming, only the VSS and BAT terminals must be connected to allow the device to communicate using the serial communication interface.

For normal pack assembly, the recommended connection procedure is to start with the VSS connection, followed by the (+) terminal of the lowest (most negative) cell, and continuing up the stack to the top (most positive) cell. The BAT voltage shown in [Start-Up](#page-17-0) Timing assumes this connection sequence is used.

Power-Up Sequence and Continuous Fault-Detection Logic

The bq77910A goes through a fixed set of safety checks on each power-up sequence. The same checks are performed on each recovery cycle from the SHUTDOWN state (after a charger is detected).

For each power up, the following tests are made. If any of the conditions indicate a fault, the IC goes into the appropriate protection state. External connections may be required for fault recovery (such as load removal or insertion into charger). The device goes through a power-up sequence in < 100 ms, assuming no faults exist.

After the release of the internal digital reset, the logic begins a power-up safety check. Two internal signals, designated PWRUP_SAFE_CHK and PWRUP_DONE, control the sequence.

When PWRUP DONE is low, the following conditions are forced:

- 1. CHG and DSG external pins/gate drive signals are low.
- 2. UV_HYST = HI (internal logic signal use hysteresis level above UV threshold to clear fault)
- 3. OV HYST = HI (internal logic signal use hysteresis level below OV threshold to clear fault)

After 50 ms of time has elapsed, a pulse of PWRUP_SAFE_CHK performs a check of each of the following circuits (with all time delays disabled):

- 1. UV comparator
- 2. OV comparator
- 3. OCD comparator
- 4. SCD comparator

If a fault condition was found for any of the above protection circuits, an internal fault status bit is set. For another 50 ms, the circuit has a chance to recover if the sample was corrupted. At the end of 100 ms, the PWRUP_DONE signal is released. If no faults exist, the CHG, DSG, UV_HYST, and OV_HYST return to their normal-mode state.

Several of the protection circuits were not included in the power-up sequence (SCC, OT, TS, TO, OC). These faults are checked after the power-up sequence is completed.

NOTE

This check is only performed on a power up from LDO-off or a digital reset occurring (i.e., POR state).

[bq77910A](http://www.ti.com/product/bq77910a?qgpn=bq77910a)

Start-Up Timing

The following timing diagrams refer to signals at the device pins as well as to the following INTERNAL logic signals.

- BAT_UVLO = HI when the BAT pin is below the POR threshold (undervoltage lockout).
- WAKEUP = HI whenever a charger is attached.
- UV_STATUS = HI when n UV condition has been detected.
- OV_STATUS = HI when an OV condition has been detected.

LDO off in SLEEP mode

5.6 V

 $BAT -$

BAT_UVLO

VREG

UV_HYST

DSG CHG

Figure 4. Initial Power Up With Single-Cell UV Fault

[bq77910A](http://www.ti.com/product/bq77910a?qgpn=bq77910a)

www.ti.com SLUSAV6 –FEBRUARY 2012

Figure 5. Initial Power Up With Normal Conditions (No Fault)

Table 2. Fault Detection, Action, and Recovery Condition Summary

(1) The LDO is turned off in the SHUTDOWN mode. When the LDO is disabled, the CHG FET drive output is OFF by default, as all outputs of the device are disabled.

(2) Regardless of EEPROM setting, if a battery pack in the UV protection state is inserted into a charger (charger presence is detected), the CHG FET is turned ON to allow recharge of the pack. The DSG FET is turned on after UV recovery, as noted in [Table](#page-19-0) 2 (conditions based on EEPROM setting).

(3) **a)** If UV_REC_DLY = 1 and any cell remains < UV + hyst for longer than 8 seconds, the device enters SHUTDOWN mode and requires insertion into charger to recover. If UV_REC_DLY = 0, the device does not enter SHUTDOWN mode from the UV FAULT protection state.

b) The LDO is turned off in the SHUTDOWN mode. Charger insertion is required to recover from the SHUTDOWN mode. CAUTION: Care should be taken when using UV_REC = 0, because the power MOSFETs can oscillate when high load currents cause repeated cell UV conditions, which could result in overheating of cells or MOSFETs.

- (4) If the UV_HYST_INH bit = 1, then the hysteresis threshold is inhibited and recovery occurs whenever the cells exceed the UV threshold (without hysteresis). If UV_HYST_INH = 1, the UV_REC bit should also be configured = 1. Otherwise, UV fault/recovery modes may chatter without hysteresis.
- (5) If the LDO is left ON, the CHG FET is disabled when the fault condition occurs and re-enabled as soon as a charger is attached. The DSG FET does not re-enable until the UV condition is cleared (Vcell > Vuv + hysteresis).

Recovery occurs within t_{THERM_CHECK} after recovery conditions are met.

(7) If a thermistor short occurs while charger is not detected, the FETs initially are re-enabled when charger is detected. If short condition is still present t_{THERM} CHECK after charger detection and CHG_TMP_DIS = 0, the FETs re-open until the short condition is removed. If $CHG_TMP_DIS = 1$, the FETs remain enabled regardless of the short condition.

(8) If a charger is presently detected when the shorted thermistor fault is registered, the LDO does not shut off. Within 0 to 4 seconds after the short is removed, the FETs re-enable and the device recovers. However, if the charger is disconnected after the short is removed, but before the FETs are re-enabled, the device will shut down with the LDO off and require charger detection for recovery.

(9) If an open-cell fault occurs while a charger is detected, the device does not shut down. However, the device does shut down if the charger is later disconnected while the open-cell condition is still present. If the charger is disconnected after the open-cell condition is removed, the device recovers (i.e., FETs are re-enabled). Following a shutdown caused by an open-cell condition, the FETs initially re-enable when a charger is detected. However, if the open-cell condition is still present, the FETs re-open after the filter time.

CELL-BALANCING FUNCTION

The bq77910A implements an internal cell-balance control circuit and power FET structure. Because no CPU is available to manage a complex algorithm, a simple and robust hardware algorithm is implemented.

Overview

- Uses a separate comparator to check if cells have reached the balancing threshold to start balancing (i.e., does not use the OV trip comparator)
- Balance and charge can run concurrently no charge-time extension
- Compare cell voltages cell with highest voltage is bled off for time $t_{\text{CELL_BAL}$ CHECK.
- Balancing current set by R_{VCX} effect of balancing current on cell-to-cell voltage differential depends on cell capacity and t_{CELL_BAL_CHECK}.
- Cell-balancing options programmable balancing threshold, when to balance (always, only during charge, or never), and how long to balance

Control Algorithm Description

- **Potential balancing action is updated (latched) every minimum dwell time tCELL_BAL_CHECK**
	- 1. Action = bleed highest cell above cell-balance start voltage [Note: no hysteresis]
	- 2. Only one cell is bled at a time
	- 3. A minimum dwell time of 7.5 minutes equates to <0.5% capacity at 2 Ah and 50 mA balancing current)
	- 4. Calculation of potential balancing action is reset/inhibited when timer is expired to minimize current draw on the cell stack in case of charger termination
- **Balancing action is suppressed if any of the following are true:**
	- 1. Highest cell voltage < cell-balance start voltage
	- 2. Balance timer has expired (when configured for balancing time-out)
	- 3. Charger is not detected when configured to balance only in charger
	- 4. Cell-voltage measurement is active
- **Balancing action inhibited during cell measurement**
	- 1. Measure for 50 ms, balance for 200 ms per each 250-ms cycle (80% utilization)
	- 2. Cell measurements are frozen when balancing output is asserted
	- 3. OV, UV protection delay time is constrained to be 500 ms or longer
	- 4. Cell balancing is suspended when an OV/UV condition is present and is being timed for fault determination (maximum time for $OV = 2.25$ s; $UV = 32$ s).
	- 5. Cell balancing is resumed after the fault checking has been completed, whether faults are cleared or latched
- **Recommended system design charger continues to top up the pack when connected**
	- 1. This may not be the case with certain chargers which shut down once charge current taper limit is reached.
	- 2. Timer should be enabled to prevent balancing from discharging the pack (maximum balance time is limited).
	- 3. Timer value is selectable via EEPROM (1, 2, 4, or 8 hours).
	- 4. Timer value of 4 hours limits discharge of 4-cell pack to ~2.5% at 2 Ah and 50-mA balance current; 10-cell pack to ~1% at 2 Ah and 50-mA balance current.
	- 5. Initialize timer when balancing action starts (first cell voltage > cell balance-start threshold).
	- 6. Suspend balancing immediately if charger is disconnected.

Balancing Algorithm Configurable Parameters

- Cell-balance start voltage: 4 bits, 3.9 V –2.4 V in 0.1-V increments, default = 3.9 V
- Cell-balance enable/control: based on charger present, timer expiration, or both (See EEPROM map for details)
- Time-out value (optional): 2 bits: 1, 2, 4, 8 hours

External Connections for Cell Balancing

Multiple options are supported for different cell-balancing requirements. These are summarized in the following sections. These diagrams do NOT show the other external connections such as BAT, TS, CHGST, or power FET arrangements. See subsequent sections for more complete application diagrams showing all external connections.

Normal Configuration – **Balancing With Internal FETs**

The basic cell balancing-configuration is shown here. Balance current must be limited using external resistance. Resistive component sizes limit the balance current as the return current flows through the VCx pins. Because resistor values are relatively low (to allow sufficient balance current), it may be necessary to maximize external capacitor sizes, depending on the filtering requirements.

Figure 6. Typical Balancing Configuration (~50 mA)

Low-Current Cell Balancing – **External Filtering for Cell-Voltage Readings**

To limit balancing current further, the external series resistance can be increased as shown. Balancing can be fully disabled by setting EEPROM bit CB_EN = 0 if desired.

APPLICATION INFORMATION

Open-Cell Detection

As part of the bq77910A open-cell detection feature, a small load current is periodically applied across each cell in succession. This load results in a momentary voltage drop that reduces the apparent cell voltage measured by the bq77910A. The voltage drop must be taken into consideration when choosing the desired over voltage (OV) hysteresis and selecting resistor values for the cell input filters.

A mechanical or assembly fault in the pack can cause a high-impedance or broken connection between the IC cell sense pins and the actual cells. During operation, the bq77910A periodically checks the validity of the individual cell voltage reading by applying a test current across each cell. If the connection between the pin and the cell is open the apparent cell voltage will collapse and a fault condition is detected.

Figure 8. Open-Cell Check

Detecting an Open-Cell

Referring to [Figure](#page-23-1) 8, $V_{\text{CELL,N}}$ is measured as the difference between VC_A and VC_B. If the wire connecting VC_A to the cell is open, the test current will discharge the input capacitor (C_{N}) and VC_A will collapse toward VC_B causing the measured difference to approach zero.

The test current (I_{LOAD_OPEN_CELL}) is applied for ~125 ms. At the end of this time, a measured difference between VC_A and VC_B less than 1 V is considered an open-cell fault.

Open-Cell Check Under Normal Conditions

If the connection to the cell is not open, the test current s (V)(N) Tietod BPd states and Be2 100 T

jese 1oord

NOTE

Again it should be noted that $V_{\text{OV HYST,EFF}}$ applies only during the 125 ms during which a cell is being checked for an open condition, and only one cell is checked every 4 sec. Otherwise, the hysteresis is the programmed value $V_{\text{OV HYST}}$. Therefore, the actual hysteresis observed in a system can be either of these two values. For example, if $V_{OV HYST}$ = 200 mV and RIN = 56 Ω, the observed hysteresis can be either 150 or 200 mV (see [Table](#page-25-0) 3).

Additionally, when selecting the appropriate value for lower R_{IN} , the upper limit on cell balancing of 50 mA per cell must be observed. For example, if your cells have a maximum of 4.3 V, each R_{IN} must not fall below 43 Ω, as $(4.3 V / (2 \times 43 \Omega) = 50$ mA. If such lower resistances are to be used, the cell balancing feature must be disabled.

Internal Voltage Regulator

The bq77910A has an integrated low-power linear regulator that provides power to both internal and any optional user-defined external circuitry. The input for the regulator is derived from the BAT terminals. VREG nominal output value is 3.3 V and is also internally current-limited. The minimum output capacitance for stable operation is $1 \mu F$.

The regulator (and the IC internal circuitry) is disabled during the SHUTDOWN mode. When the regulator circuit is disabled (including the time during the power-up sequence of the IC) the DSG and CHG FETs are driven OFF.

Charger Detection and Wake-Up

The bq77910A contains a mechanism to detect the presence of an external charger and allow the device to wake up from the low-power shutdown mode when the LDO has been turned off. A low-power wake-up circuit monitors the CHGST pin to determine the charger connection event.

CHGST Pin Detection

Because the bq77910A is designed to use low-side NMOS FETs to control current flow to/from the battery pack, charger presence detection cannot be determined simply by checking the positive terminal voltage. To allow detection of the presence/absence of an external charger under any operating conditions, the bq77910A implements a charger sense pin, designated CHGST. If a voltage of greater than (nominally) 0.5 V is detected at the CHGST pin, the bq77910A logic assumes that a charger has been connected. The voltage monitoring circuit at the CHGST pin is an always-on subsystem within the chip. When the proper voltage appears at the CHGST pin, the IC wakes up from the SHUTDOWN mode after a charger is connected. If fault conditions exist, the part may re-enter a low-power or SHUTDOWN state, depending on the

Temperature Sensing

TS and VTSB Pin Interface

The bq77910A uses the TS pin input to read the voltage on an external thermistor to determine the pack/system temperature. The VTSB pin allows the IC to generate its own bias voltage to drive the thermistor. To save power, the VTSB bias supply is pulsed ON only when the temperature readings are being taken. The VTSB pin is powered by the LDO output (VREG) and with a maximum output impedance of 150 $Ω$.

Figure 11. TS and VTSB Pin Interface

A negative-temperature-coefficient thermistor in the topology shown in [Figure](#page-27-0) 11 is assumed. With this arrangement, the voltage at the TS will be lower for high temperature, and higher for low temperature. If the voltage measured at the TS pin is below the V_{HOT} threshold, a pack overtemperature condition is detected.

In the extreme fault cases, an open (disconnected) thermistor indicates a voltage at the TS pin equivalent to the VREG pullup voltage, and a shorted thermistor indicates a voltage close to 0 (VSS). An open-thermistor fault recovers within the fault filter time following removal of the open condition. Shorted-thermistor detection places the device into the low-power SHUTDOWN mode, requiring re-insertion into a charger for wakeup.

External Bias Supply Detection

During the time period in which the bq77910A checks the thermistor status, a weak (nominal 1-µA) current is applied from the TS pin to VSS. If V_TS > V_EXT_PU, then the IC operates as if an external supply is present and does not enable the VTSB internal supply. A sequence of operations is performed to determine the existence of shorted thermistor, open thermistor, or pack overtemperature faults as listed in the following section.

Temperature Measurement/Fault Detection Logic Flow Diagram

Battery Pack/Charger Shared-Thermistor Functionality

time

The pulsing of the VTSB pin is enabled ONLY when the IC determines that there is no external supply (e.g., from the charger) already driving the thermistor. This allows a single thermistor to be used by both the bq77910A and the external charger to measure pack temperature. This can also be used as a method of charger presence detection in case a dedicated charger-detect pin is not implemented in the end-equipment pack design.

By connecting the CHGST pin to the TS pin on the battery-pack internal circuit board, a three-terminal battery-pack design with (+), (–) and (T) (thermistor) contacts is compatible with the charger-detection mechanism of the bq77910A. Because the external charger normally applies a bias voltage to the TS pin from an external source, there is a voltage present on the CHGST pin whenever the pack is inserted into the charger.

NOTE

 $V_{TH\,xx}$ (thresholds) are ratiometric based upon VREG. Care should be taken if using an external pullup to a voltage other than the VREG voltage to account for the difference in these detection thresholds.

Depending on the arrangement of the power FETs within the pack, the sharing of a common thermistor between the BMU and the external charger may not be feasible. Applications which **do not** use a CHG disconnection FET are supported, because there is a common ground reference between the external charger and the internal IC ground.

In case of applications which **do** use a CHG FET, the following issues should be understood from the system point of view:

- When the CHG FET is disabled (as in a fault condition), the internal reference (VSS pin of the IC) is disconnected from the external reference (CPCKN connected to charger return path).
- When a charger is connected and powered on, the CPCKN voltage is negative, and it is possible that the CHGST pin is negative with respect to the IC VSS pin.
- The CHGST and TS pins are not internally protected from negative voltages.
- If an external clamp circuit is used to prevent the CHGST voltage from going below 0 V with respect to VSS, and the CHGST/TS pins are connected within the pack, the TS pin indicates an invalid temperature range (or perceived thermistor-shorted fault) until the CHG FET is closed.
- If a charger is connected and not powered on, the CHGST pin may be pulled up to the PACK+ rail. This pin is internally clamped to a safe voltage; however, series resistance is required to avoid overcurrent damage to the internal clamping circuit. If the CHGST and TS pins are tied together within the pack, this resistance affects the reading of the pack internal thermistor by the external device.
- Ideally, the external charger should be designed such that a negative voltage (with respect to the pack internal VSS) cannot be imposed on the CHGST/TS pin when a charger is connected.
- In the case of the CHG FET ON and current flowing, the CPCKN potential may be a few hundred millivolts below the IC VSS pin (depending on charge current level and charge FET on-resistance). This also affects the accuracy of the thermistor voltage as read by the external charger. A suggested approach is for the external charger to momentarily interrupt charge current flow while taking the pack temperature reading when a CHG FET is implemented.

Charge/Discharge Enable Operating Thresholds

If the voltage measured at the TS pin is below $V_{TH\ HOT}$, a pack overtemperature condition is detected. The bq77910A disables the charge and discharge FETs (but remains in the active mode). Using a standard 103AT thermistor and 10-kΩ pullup resistor, this corresponds to approximately 60°C. The temperature level is chosen to be slightly above the normal charge disable level implemented by an external charger, and would not normally activate during charge unless the charger's own overtemperature shutdown did not trigger before this level. The external charger typically also has a cold-temperature charge inhibit (roughly between 0°C and 10°C) as shown in [Figure](#page-30-0) 12.

NSTRUMENTS

Figure 12. Typical Thermistor Response and Protection Thresholds (VTSB = 3.3 V, Pullup = 10 kΩ**)**

The bq77910A limits pack operation in the case of an overtemperature, undertemperature, open, or shorted thermistor. An overtemperature fault opens the protection FETs only; a shorted-thermistor fault also puts the device into low-power/fault protection mode. Due to the range of resistance values available with a typical thermistor, an undertemperature fault is indistinguishable from an open-thermistor fault and has the same protection mechanism (enter protection state, but device stays awake). The V_{TH} _{OPEN}, V_{HOT}, and V_{TH} SHORT thresholds are ratiometric to the VTSB pin bias voltage. Typical values are shown; see the parametric tables for details.

OV_TS_CTRL (EEPROM Bit) Interface

In the case of a battery pack which implements a CHG pass FET, the charging function can be disabled by opening the FET during fault conditions. However, in the case of a design which does not implement a CHG pass FET, use of the EEPROM bit OV_TS_CTRL can allow the bq77910A to communicate an overvoltage fault condition to the external charger.

With a charger using the thermistor located within the battery pack (which is also connected to the TS pin), if the OV TS CTRL bit is set to 1, the TS pin is pulled to VSS whenever an OV fault occurs. The result is that the external charger reads a thermistor value equivalent to a hot battery condition and suspends charging. When the bq77910A is pulling the TS pin to ground, the CHGST detection function is momentarily disabled as noted in the Temperature [Measurement](#page-28-0) / Fault Detection Logic Flow Diagram section. If the OV_TS_CTRL bit is set to 1, the TS line is pulled to ground regardless of the state of the CHG_TMP_DIS bit (the TS pulldown functionality is implemented based on OV fault condition, even if internal temperature monitoring is disabled). When TS is pulled down, charger-presence detection still operates on a sampled basis. The TS pin is released for 200 ms out of every 4 seconds to test for an external charger connection.

UV Fault – **Secondary Delay Function (See Also Cell [Undervoltage](#page-10-1) Detection and Recovery)**

When an undervoltage fault occurs (any cell voltage V_{UV}) and remains for a time exceeding the UV fault delay timer (t_{UV}) , then the discharge FET is disabled (opened) to stop the discharge current.

Recovery depends on the configuration of the UV_REC bit: If UV_REC = 0, then recovery occurs when all the cell voltages are $>$ V_{UV} + hysteresis, which could be almost instantaneously if the load current is high and the cells still contain capacity. **Care should be taken when using UV_REC = 0, as it can cause the FETs and cells to overheat if threshold settings are not properly considered.**

If UV_REC = 1, then all the cell voltages must be $>V_{UV}$ + hysteresis, AND the load must also be removed.

Additionally, if UV_REC_DLY = 1 and all the cell voltages remain $\langle V_{UV}$ + hysteresis for more than 8 seconds, then the bq77910A enters the SHUTDOWN mode.

If UV REC DLY = 0, the part does not enter SHUTDOWN mode from a UV fault condition.

Once in the SHUTDOWN mode, insertion into a charger is required to exit the SHUTDOWN mode.

When in the SHUTDOWN mode, the LDO turns off.

This recovery criterion is described in the fault summary of [Table](#page-19-0) 2 and the Cell [Undervoltage](#page-10-1) Detection and [Recovery](#page-10-1) section.

Pack/System Connection Arrangements

The architecture and fault detection/recovery logic allows the system developer to implement multiple types of battery-pack topologies using the bq77910A. A few basic application cases are illustrated here; however, others are also possible as long as the external connections and host-equipment interface are compatible with the fault detection and recovery signaling methods.

Notes regarding the application schematics:

- A five-cell configuration is shown for simplicity. All unused cell inputs (not shown) are tied to the PACK(+) positive terminal.
- For configurations which do not implement a CHG FET, it is assumed that the CHGST pin (in bq77910A) is pulled up inside the charger equipment (nominally $V_{CHG-DET1}$).
- Gate-source pulldown resistances are recommended for the power FETs to prevent parasitic turnon when the bq77910A is in shutdown mode. This may have a slight impact on operating current when FETs are enabled; however, very large resistances (\sim 5 M Ω) may be used to minimize this effect.
- Series resistance between the CHG/DSG pins and FET gates should be sized to assure quick turnoff of the FETs used.
- High-current (pack discharge/charge) flow paths are indicated by wide traces; low-current signal paths use narrow traces in the following schematics.

Series CHG and DSG FET Configuration

Use of a separate contact (i.e., CHGST) for charger detection is preferred if the cell-balancing function is used. This is to allow balancing to occur only while charging. Otherwise, if the part cannot detect the presence of a charger, balancing must be enabled to occur at all times or not at all. The CHGST pin should be protected from possible negative voltage inputs which may occur if connected to a charger with the CHG FET open.

NOTE

In shutdown with the LDO off, the specified shutdown currents require that the voltage at CPCKN with respect to VSS is controlled. In the parallel FET case, CPCKN is clamped through the body diode of the charge FET. In the series FET case, external circuitry is required to keep CPCKN from floating. Contact TI for recommended application circuits.

If current is able to flow from CPCKN through the charge FET (e.g., through the body diode), the resistor $R_{\text{LDRM DET}}$ is required to discharge DPCKN for proper detection of load removal. When the FETs are open and a load is present, the PACK– terminal and consequently DPCKN is pulled up to PACK+. When the load is removed, DPCKN is discharged through $R_{LDRM,DET}$. Detection of load removal occurs when the voltage at DPCKN (referenced to VSS) falls below 2 V (typical).

Figure 13. Example Series FET Configuration Using the CHGST Pin

Separate CHG(–**) and DSG(**–**) Return Paths With Both FETs**

In this configuration, if the charge current is typically much lower than the discharge current, a lower-cost component can be used for the charge control FET than in the series configuration previously shown.

Use of a separate contact (CHGST pin) is preferred if the cell balancing function is used. This is to allow balancing to occur only while charging. Otherwise, if the part cannot detect the presence of a charger, balancing must be enabled to occur at all times or not at all.

The CHGST pin should be protected from possible negative voltage inputs which may occur if connected to a charger with the CHG FET open.

Figure 14. Example Parallel (Split) Power Path FET Configuration Using CHGST Pin

Separate CHG(–**) and DSG(**–**) Return Paths With DSG FET Only**

In this configuration, no charge-control FET is implemented. As a result, the bq77910A is unable to interrupt charge current when an overvoltage condition occurs. The suggested method to stop the charger in an overvoltage event is to use the thermistor signal to indicate a fault condition. The system should configure the OV_TS_CTRL bit high, so that when an overvoltage occurs, the charger detects that an overtemperature condition has occurred, and halts charging. (See the OV_TS_CTRL (EEPROM Bit) Interface section.)

SLUSAV6 –FEBRUARY 2012 **www.ti.com**

www.ti.com SLUSAV6 –FEBRUARY 2012

Figure 15. Example Split Power Path With No Charge FET Using the CHGST Pin

Common Return Path With No FETs

If no internal FETs are implemented inside the battery pack, the only means of protection available is for the bq77910A control signals to be used as signals to the external device (tool or charger). These signals must be used by the external equipment to control the interruption of current flow in case of a fault condition. When no charge FET is implemented, the CHGST signal interface must be used to indicate to the battery pack that a charger has been connected.

In this configuration, an overvoltage fault is distinguished from an undervoltage fault by observing that during an overvoltage fault only the DSG control switches low, while during an undervoltage fault, both the DSG and CHG controls switch low.

If the OCD/SCD/SCC (overcurrent/short-circuit) protections are used in this configuration, the part cannot interrupt current flow. The fault detection *auto-recovers* because the DPCKN pin is seen at ground potential (which is the normal indication that the external load has been disconnected). The system may cycle into and out of fault protection mode depending on external conditions, so the host-equipment designer should be aware of this potential situation.

Figure 16. Single Power Path, No FETs

4- to 10-Series Cell Configuration

All cell input pins of the device are used for a 10-cell battery pack application. The bq77910A supports pack configurations ranging from 4- to 10-series cells. If fewer than 10 cells are used in an application, all unused VCx cell input pins should be tied together and pulled up to the most-positive cell input. Pullup

Figure 17. Unused VCELLx Pin Configuration

Delay Time Zero

The ZEDE pin enables the EEPROM-programmed detection-delay times when connected to VSS (normal operation). A strong pulldown to VSS is recommended to prevent external circuit noise from causing ZEDE to go high. The detection delay time is set to minimum when this pin is connected to VREG. This is used in battery manufacturing test. When programming the EEPROM, this pin should to be connected to VREG to enable the serial communication interface.

Ship-Mode Equivalent Functionality

Because the BMU is designed for standalone-mode operation, it does not incorporate a programmable-entry ship mode, which is intended for long-term storage of a battery pack after initial assembly.

The recommended method to allow an equivalent functionality is to cause the IC to enter into the low-power shutdown state with the LDO disabled. When the end-user first receives the battery and system, the pack must be (at least momentarily) inserted into a charger to wake up the BMU and allow normal operation. The following procedure can be used:

1. Simulate a fault condition by driving TS pin voltage $< V_{TH}$ s_{HORT} by either method:

- (a) After pack assembly, connect the TS pin to VSS for > 8 seconds, or
- (b) Disable delay time (pull ZEDE to logic high) AND connect TS to VSS for > 1 second.

2. As shown in the fault detection/recovery table, the device goes into low-power shutdown mode due to a perceived shorted-thermistor fault.

For battery packs which allow the TS pin signal to be brought to an external contact, the above procedure can be implemented after final pack mechanical assembly. Use of the TS pin to simulate a fault avoids the risks associated with forcing a momentary cell UV or apparent OCD/SCD/SCC condition after the pack has been fully or partially assembled.

SERIAL COMMUNICATION INTERFACE

Device Addressing and Protocol Overview

The bq77910A uses a subset of the I^2C communication protocol to allow programming and test of internal registers. The data is clocked via separate data (SDATA) and clock (SCLK) pins. The bq77910A acts as a slave device and does not generate clock pulses; it must be addressed and controlled from an external I²C bus master device. The slave address for the bq77910A has a 7-bit value of 0010 000.

The bq77910A communications protocol varies from the full $I²C$ standard as follows:

- The bq77910A is always regarded as a slave.
- The bq77910A does not support the general code of the I^2C specification.
- The bq77910A does not support address auto-increment, which allows continuous reading and writing.
- The bq77910A allows data to be written or read from the same location without re-sending the location address.

Bus Write Command to bq77910A

Bus Read Command from bq77910A (Protocol A)

Bus Read Command from bq77910A (Protocol B)

REGISTER SET AND PROGRAMMING

Memory Map

The bq77910A has 10 programmable EEPROM registers and one RAM register used to access/write the EEPROM data. The EEPROM bits are used to program the various threshold, delay, dataiguration, data.

OV Detection Configuration #1 (OV_CFG1, Address 0x02)

Programmable Overvoltage Threshold Settings

Using the 5 bits OVT[5:0], up to 64 possible set points for overvoltage trip are possible, as shown. OVT setting is chosen to match the cell type and application requirements.

OV Detection Configuration #2 (OV_CFG2, Address 0x03)

OV Hysteresis Settings

Eight possible hysteresis settings are selectable using the bits OVH[2:0] as shown in the following table.

OV Delay Settings

Eight possible OV trip time delay settings are selectable using the bits OVD[2:0]

UV Detection Configuration #1 (UV_CFG1, Address 0x04)

Undervoltage Trip Threshold Settings

The specific undervoltage trip point required by the cell type and application can be set using the UVT[3:0] bits as shown here:

[bq77910A](http://www.ti.com/product/bq77910a?qgpn=bq77910a)

SLUSAV6 –FEBRUARY 2012 **www.ti.com**

www.ti.com SLUSAV6 –FEBRUARY 2012

Discharge Overcurrent Trip-Level Settings (Sense-Resistor Voltage)

Charge Short-Circuit Threshold and Delay Settings (SCC_CFG, Address 0x09)

NOTE: SCC trip-level range is controlled by current-sense gain-control bit ISNS_RNG, located in register 0x07. Trip levels measured at SENSE– **are referenced to SENSE+.**

Charge Short-Circuit Delay-Time Settings

Charge Short-Circuit Trip-Level Settings

Cell-Balancing Configuration (CELL_BAL_CFG, Address 0x0A)

Cell-Balance Enable Control

(1) Enable cell balance function means that the logic checks cell voltages to decide if balancing action (current bleed/bypass) should occur. Start balancing is defined as the time when the algorithm is active, i.e. actually diverting current around a cell. Timer initiation begins when balancing action starts, not when charger is detected.

Cell-Balance Timer

Cell balancing, if enabled, begins when the charger is present and the first cell exceeds the CBV start threshold. Cell balancing is terminated when the charger is removed, or after CBT timeout interval regardless of charger-removal detection. This method is used to prevent continuous drain of the cells in the case where the battery pack is stored in the charger after charge termination.

Cell Balance Voltage Threshold Settings

When any cell reaches the programmed setting, the cell balance algorithm begins as discussed previously in the operation/applications section. Cell balancing must be enabled via the CB_EN control bit, and in some cases (see the [Cell-Balance](#page-45-0) Enable Control section) the charger must be detected for the algorithm to initiate.

www.ti.com SLUSAV6 –FEBRUARY 2012

EEPROM Control Register (EEPROM, Address 0x0B)

These bits enable data write to EEPROM locations (0x01–0x0A) when written with data 0100 0001 (0x41). Pre-read

Texas **NSTRUMENTS**

SLUSAV6 –FEBRUARY 2012 **www.ti.com**

Figure 18. EEPROM Programming Flow Diagram

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

 \mathbf{H}

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subv4t.ur.ur. (have)Tj 19.74 0 Td (all)Tj $\overline{1}$